B&B Electronics PC Watchdog Timer Card ATXWDT Spezifikationen Seite 28
- Seite / 115
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Intel
®
SRMK2 Internet Server Technical Product Specification 28
3.4 Chipset
The ServerWorks
®
ServerSet
™
III LE chipset consists of the ServerWorks CNB30LE North
Bridge chip and the ServerWorks OSB4 South Bridge chip. The CNB30LE provides an optimized
DRAM controller. The I/O subsystem of the ServerWorks chipset is based on the OSB4 South
Bridge, which is a highly integrated PCI ISA IDE Xcelerator Bridge.
3.4.1 ServerWorks CNB30LE North Bridge Chip
The ServerWorks CNB30LE North Bridge chip provides bus-control signals, address paths, and
data paths for transfers between the processor’s host bus, the PCI bus, and main memory.
The North Bridge features:
Processor Interface Control
• Support for processor host bus frequency of 100MHz and 133MHz
• 32-bit addressing
• Desktop-optimized GTL+ compliant host bus interface
Integrated DRAM Controller
• +3.3V only DIMM DRAM configurations
• Up to four double-sided DIMMs
• 100MHz or 133MHz SDRAM
• Support for up to 4GB of registered SDRAM
• DIMM serial presence detect via SMBus interface
• 16-, 64- and 128-Mbit devices with 2 KB, 4 KB, and 8 KB page sizes
• x 4, x 8, and x 16 DRAM widths
• Single error correction, multiple error detection
• Symmetrical and asymmetrical DRAM addressing
• ECC SEC/DED
PCI Bus Interface
• Complies with the PCI specification Rev. 2.1
• 64 bit, 33/66 MHz Secondary PCI bus interface with integrated PCI arbiter
• Asynchronous coupling to the host-bus frequency
• PCI parity generation support
• Data streaming support from PCI-to-DRAM
• Support for four PCI bus masters in addition to the host and PCI-to-ISA I/O bridge
• Support for concurrent host and PCI transactions to main memory
Data Buffering
• DRAM write buffer with read-around-write capability
• Dedicated host-to-DRAM, PCI0-to-DRAM, and PCI1-to-DRAM read buffers
Power Management
• Support for system suspend/resume
• Compliant with ACPI power management
SMBus Support for desktop management functions
Support for System Management Mode (SMM)
Glueless Serial interface with OSB4 South Bridge chip
- SRMK2 Internet Server 1
- Revision History 2
- !! NOTE 3
- CAUTION 3
- WARNING 3
- Contents 5
- Conventions and Terminology 10
- 1 Introduction 11
- 2 Chassis Description 13
- 2.1.3 Front View of Chassis 14
- 2.1.4 Rear View of Chassis 15
- 2.2.1 AC Power Supply 15
- 2.2.1.3 AC Power Line 16
- Wire lengths should vary to 18
- 2.2.2 DC Power Supply 19
- 2.2.3 BTU information 19
- 2.2.4 System Cooling 20
- Cable Purpose 21
- Description 21
- Figure 9: Internal cables 22
- 2.3 System Configuration 23
- 3.1 Overview 24
- 3.2 Serverboard Layout 25
- !! NOTE 27
- 3.4 Chipset 28
- 3.5 Memory 30
- 3.6 SCSI Host bus Interface 31
- 3.7 IDE Interface 31
- 3.8 USB 31
- 3.9 I/O Controller 32
- 3.12 Hardware Monitor 34
- 3.14 Speaker 35
- 3.15 Fan Support 36
- 3.16 Baseboard Programming 36
- 3.16.3 SMI and NMI Routing 37
- 3.17.2 Midboard Connectors 41
- Pin Signal Name 42
- 3.20 DC Voltage Regulation 53
- 4 PCI Riser Board 54
- PIRQA INTA 55
- PIRQB INTB 55
- PIRQC INTC 55
- PIRQD INTD 55
- Figure 20: PCI riser board 56
- 5 Front Panel Board 57
- LED Description 58
- 6 SCSI Backplane 59
- 7 BIOS Description 61
- 7.2.1 Configuration Utility 62
- 7.3 System BIOS 63
- 7.3.1.7 Boot Splash Screen 67
- 7.3.2 Performance Features 67
- Name Description Default 67
- 7.3.2.2 Cache State on Boot 68
- 7.3.3 Reliability Features 69
- 7.3.3.4 ECC and SMI Support 70
- 7.3.4 System Services 71
- 7.3.4.1 New Cache Services 72
- 7.3.4.2 Get Version Info 73
- Returns Description 73
- 7.3.4.3 Processor Info 74
- 7.3.5 Boot Options 74
- 7.3.5.1 Quiet Boot 74
- 7.3.5.2 PXE Boot 74
- 7.3.6 OEM Customization 75
- offset 21h is 75
- Bit Definition 78
- 7.3.7 SMBIOS Support 78
- 7.3.8 Soft Power Switch 79
- 7.3.10 ACPI Support 80
- 7.4.1 LAN Alerts 81
- 7.4.2 WatchDog Timer (WDT) 81
- 7.4.3 Paging Support 82
- 9.1 Error Sources and Types 84
- 9.2 Error Handlers 84
- 9.3 ISA Bus Error 85
- 9.3.2 Processor Bus Error 86
- 9.3.3 Memory Bus Error 87
- 9.3.4 System Limit Error 87
- 9.3.5 Processor Failure 87
- Error Message Description 88
- 10 BIOS Setup Program 90
- 10.2 Main Menu 91
- 10.1 Maintenance Menu 91
- 10.3 Advanced Menu 92
- 10.4 Security Menu 93
- 10.5 Boot Menu 93
- 10.6 System Management Menu 94
- 10.7 Exit Menu 96
- 11 Certification 97
- 11.3.1 Japan 98
- 11.3.2 Canada 98
- 11.3.4 Taiwan (BSMI) 99
- 11.4.1 Japan 99
- 11.4.2 Canada 99
- 11.5.1 SRMK2D 100
- 11.5.2 Taiwan (BSMI) 100
- Declarations 101
- 11.7 Environmental Limits 101
- 12.1 Reliability 102
- 12.2 Serviceability 102
- 13 Compatibility Testing 103
- 14.1 Online Support 104
- 14.2 Specifications 104
- Appendix A 107
- CMOS/NVRAM commands 108
- >PutPagerNum 918005991234 111
- Password commands 112
- Help command 112
- Security 113
- Figure 28: Password prompt 114
Verwandte Produkte und Handbücher für Vernetzung B&B Electronics PC Watchdog Timer Card ATXWDT
(15 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.110 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern